


Model Name: EP43-UD3L REV 1.0

SHEET	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	TABLE LIST
05	P4 LGA775 A
06	P4 LGA775 B,D
07	P4 LGA775 C
08	P4 L775 E,F,G,H
09	GMCH-Eaglelake HOST
10	GMCH-Eaglelake DDRII
11	GMCH-Eaglelake PCI E, DMI
12	GMCH-Eaglelake INT VGA
13	GMCH-Eaglelake GND
14	GMCH-Eaglelake PWR
15	DDRII CHANNEL A 1,2
16	DDRII CHANNEL B 1,2
17	DDRII TERMINATION
18	PCI EXPRESS*16 SLOT
19	ICH10 DMI, PCI, USB
20	ICH10 GPIO, CTRL
21	ICH10 SATA, FAN PWM
22	ICH10 VCC, GND
23	CLOCK-ICS9LPRS914
24	PCI SLOT 1, 2, PCIEX1 1~4
25	ITE8718/GB,RESET DRIVE
26	COM LPT, -PROHOT,DYNAMIC,RUSB
27	BIOS,CI,HWM,KB/MS

SHEET	TITLE
28	AZALIA ALC888
29	AUDIO JACK
30	VCORE PWM ISL6334CRZ
31	DISCRETE1 POWER,FAN CTRL
32	ATX POWER
33	JMicron JMB368
34	LAN REALTEK RTL8111C
35	FRONT PANEL,FUSB,FDD
36	TPM I/F-1.2

PWM各相位的擺法如下：




Component value change history

Data	Change Item	Reason
97/04/01 EBOM:01A	1. P43 CHIPSET E-BOM	
97/04/15 EBOM:02	1. 修改LED的OWER及阻值;DEL R484,DR78. ADD DR79,,R348	
	2. ADD DR80,R300 10-->49.9,C158,LBC43 0ohm-->100PF for EMI	
	3. del Q3,Q4,BC11,BC9,R42,R15,PCI_BT1,PCI_BT2,R166,R168	
97/04/28 EBOM:10A	1. DDR2 VOLTAGE 1.83 --> 1.9V --> 2.0V --> 2.1V ----->2.5V	
97/05/09 PBOM:10B	1. DR59,DR60 14K---->549ohm,del DR69	
	2. ADD U9 (uP6262),R436,BC133 FOR CPU 超頻	
97/05/21 PBOM:10C	1. ICH,MCH PCI-E ,JM368的RX,TX串電容BOM 0.1u/Y5V-->0.1u/X7R,RTC RTCVDD -->X7R	
	2.ADD U6 FOR DDR TURN ON 2.1V ISSUE	
97/06/4 PBOM:10D	1.DEL Q107,R620,ADD R621	
	2.Q49(BAT54C) 限用 DII	
97/06/18 PBOM:10E	1.ADD MB_ID R283,DEL R282,Q87,Q91,R452,R498,R499,R500 FOR VTT_GMCH 1.2V	
	2.C197 0.1u/Y5V--->X7R	
	3.R300 49.9--->100 ohm ,C158 Y5V--->X7R for USB	
	4.DC20 0.01u--->1nf FOR CPU PSI ISSUE	
97/08/07 EBOM:20A	1.CPU 改爲SMART FAN	
	2.L4,L7 CHOKE Footprint Change "CHOKE1U2-20A-1PQN"	
	3.獨立南橋1.1V 的電壓	
	4. ADD GPIO37 FOR LOAD LINE CALIBRATION	
	5.J368 改爲1.8V;R209=100 OHM, ADD R640 FOR MB_ID2	
97/08/08 EBOM:30A	1.J368 改爲1.8V;47--->44.2	2.TO252---改爲POWER PACK
97/10/01 PBOM:10A	FOR EP45-UD3L-1.0	
	1.R183 18K-->9.09K;R184 9.76K--->4.3K	2.DR56 1.74K-->1.87K;DR81 1K--->590 OHM
	3.DR38 487--->549 ohm 4.R369 2.26K--->1.5K;R378 13.7K--->15.8K	
	4.NB,SB CHANGE HEAT SINK for UD series; PCIE1 SLOT改爲白色	
	5.RQ3 由BJT改爲 BAT54A FOR -HDLED ISSUE	
97/11/06 PBOM:10A	FOR EP43-UD3L-1.0	
	1.P43 CHIP,HEAT SINK,UPI	

[illegible]




BLOCK DIAGRAM



ICH8 GPIO LIST TABLE

PIN NAME	PWR WELL	AFTER/ BLTRST	USAGE	NOTE
GP0	MAIN	IN	-ACZ_DET	P/U 8.2K VCC3
GP1/TACH1	MAIN	IN	ICH_FAN_TACH1	P/U 8.2K VCC3
GP2/PIRQE#	MAIN	IN	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN	IN	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN	IN	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN	IN	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN	IN	ICH_FAN_TACH2	P/U 8.2K VCC3
GP7/TACH3	MAIN	IN	ICH_FAN_TACH3	P/U 8.2K VCC3
GP8	STBY	IN	GPIO8 (DUALBIOS_INPUT)	P/U 8.2K 3VDUAL
GP9	STBY	OUT	WOL_ONLY	P/D 100K GND
GP10	STBY	IN	CLGPIO1	P/U 8.2K 3VDUAL
GP11/SMBALERT#	STBY	OUT	-SMBALRT	P/U 8.2K 3VDUAL
GP12	STBY	IN	MB_ID0	P/U 8.2K 3VDUAL
GP13	STBY	IN	-LPCPME	P/U 8.2K 3VDUAL
GP14	STBY	IN	CLGPIO2	P/U 8.2K 3VDUAL
GP15	STBY	OUT	LAN_DISABLE (STP_PCI-)	N/A
GP16	MAIN	OUT/LOW	RESET	N/A
GP17/TACH0	MAIN	IN	ICH_FAN_TACH0	P/U 8.2K VCC3
GP18	MAIN	OUT	MB_ID1	P/U 8.2K VCC3
GP19	MAIN	IN	SATA1GP	P/U 8.2K VCC3
GP20	MAIN	OUT	-SPI_WF0	P/U 1K 3VCL
GP21	MAIN	IN	SATA0GP	P/U 8.2K VCC3
GP22	MAIN	IN	SCLOCK	P/U 8.2K VCC3
GP23	MAIN	OUT	-LDRQ1	P/U 8.2K VCC3
GP24	STBY	OUT	CLGPIO0	P/U 8.2K 3VDUAL
GP25	STBY	IN	MB_ID2 (STP_CPU-)	P/U 8.2K 3VDUAL
GP26/S4_STATE#	STBY	OUT	S4_STATE#	P/U 8.2K 3VDUAL
GP27	STBY	OUT/LOW	GPIO27 (EL_STATE0)	P/U 8.2K 3VDUAL
GP28	STBY	OUT/LOW	PWR_LED (EL_STATE1)	N/A
GP29/OC5#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP30/OC6#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP31/OC7#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP32	MAIN	OUT	DUAL_BIOS	P/U 100K+1M VCC3
GP33	MAIN	OUT	DUAL_BIOS	P/U 8.2K VCC3
GP34	MAIN	OUT/LOW	GPIO34/SMB_RST	N/A
GP35	MAIN	OUT	SATACLKREQ#	N/A
GP36	MAIN	IN	SATA2GP	P/U 8.2K VCC3
GP37	MAIN	IN	SATA3GP	P/U 8.2K VCC3
GP38	MAIN	IN	SLOAD	P/U 8.2K VCC3
GP39	MAIN	IN	GPIO39	P/D 8.2K GND
GP48	MAIN	IN	GPIO48	P/U 8.2K VCC3
GP49	MAIN	IN	CPUPWROK	P/U 100 VTT_OL

VCORE:6 PHASE PWM--ISL6327CRZ



Gigabyte Technology			
Title			
TABLE LIST			
Size B	Document Number		Rev
	EP43-UD3L		1.0
Date:	Friday, December 05, 2008		Sheet 4 of 36

HA/REQ:50歐姆+-15% [4/11]
ADSTB:50歐姆+-15% [4/14]



LGA775A

LGA775
(1/8)

TP_CPU19
TP_CPU20

CPU-SK/775/S/15


SP-CAP X 3PCS




CPU GTLREF RATIO

GTLREF_UV0	GTLREF_UV1	Ratio Set
HIGH	HIGH	0.67
LOW	HIGH	0.65
HIGH	LOW	0.63
LOW	LOW	0.615

0.667 X VTT FOR LGA775 PIN H2/F2



0.635 X VTT FOR LGA775 PIN H1/G10




VTT_OR R219 62/4 -IERR

VTT_OL R235 62/4 -BR0




VTT_OR R264 62/4 -CPURST

VTT_OL RN19 7 8 62/8P4R/4
5 6 TESTH9
3 4 TESTH10
1 2 TESTH8


CR
CPU RETENTIONX




C14
1n4/X7R/50V/K/X




FSA	FSB	FSC			
FSBSEL0	FSBSEL1	FSBSEL2	Clock		
1	0	1	100MHz		
1	0	0	133MHz	3/4	400/533
0	1	0	200MHz	2/2.66/3.33/4#	400/533/667/800
0	0	0	266MHz	2/2.5/3/4~	533/667/800/1066
0	0	1	333MHz	2/2.4/3.2/4#	667/800/1066/1333
0	1	1	400MHz		














PCIEX16:16/5/5/5/16(breakout min 8/4/5/4/8)MCHB

Impedance=85 +- 17.5%



DMI:12/4/8/4/12
Impedance=95 +- 17.5%



AC82P43-SLB89/BGA1254/[10HB1-030P43-10R]

2 OF 9


Gigabyte Technology


Title				
GMCH-PCI E & DMI				
Size	Document Number			Rev
Custom	EP43-UD3L			1.0
Date: Friday, December 05, 2008		Sheet	11 of 36	


EXP_SM
0:SDVO OR PCIE
1:BOTH SDVO AND PCIE
EXP_SLR:
0:BTX PCIE are reversed
1:ATX PCIE normal
ITPM:
0:ENABLE ITPM
1:DISABLE ITPM


CEN:
0:DISABLE TLS
1:ENABLE TLS

CL_VREF:4/10
0.349V













DDR TERMINATION CHANNEL A

DDRVTT Decouple



DDR18V Decouple




DDRVTT Decouple





DDR TERMINATION CHANNEL B

DDR18V Decouple


DDRVTT Decouple







CL_VREF:4/10
0.405V




ICH9
(3/6)

31 ICH_FAN_PWM0< ICH_FAN_PWM0 AJ21
31 ICH_FAN_PWM1< ICH_FAN_PWM1 AJ22
31 ICH_FAN_PWM2< ICH_FAN_PWM2 AK22

31 ICH_FAN_TACH0< ICH_FAN_TACH0 AH21
31 ICH_FAN_TACH1< ICH_FAN_TACH1 AK21
31 ICH_FAN_TACH2< ICH_FAN_TACH2 AH22
31 ICH_FAN_TACH3< ICH_FAN_TACH3 AK23

25 SST_IO< R255 0/4/SHT/X C19




GPIO49/DMI Termination Voltage
:LOW FOR DESKTOP

GPIO48 : Lo For Media BIOS
Hi For Disty BIOS

SATA

HOST



AF82801JB-A0/BGA676/[10HB1-038280-GOR]



ICH9R

SATA:15/4/8/4/15
Impedance=95 +- 17.5%

Can't SWAP PIN



SATALED# AE7<-SATALED R327 24.9/4/1>SATALED 34
SATABIASN# AK6< R327 24.9/4/1>SATABIASN 34
SATABIASN=4MIL


GPI021/SATA0GP AK25>>VTT_GMCH_OV1 31
GPI019/SATA1GP AE20>>VTT_GMCH_OV2 31
GPI036/SATA2GP AE22 ICH_GPIO37>>VTT_GMCH_OV3 31
GPI037/SATA3GP AE22>>ICH_GPIO37 30
SATA4GP AD21>>SATA5GP

A20GATE P8 A20GATE>>A20GATE 25
A20M# AJ28<-A20M>>A20M 7
AC22<-IGNNE>>IGNNE 7
M3<-FWHINIT>>TP34
AE23<-HINIT>>HINIT 5
AH27<-INTR>>INTR 7
AJ27<-FERR>>FERR 7
AF24<-NMI>>NMI 7
L3<-KBRST>>NMI 7
RCIN# N6 SERIRQ>>KBRST 25
SERIRQ AH26<-SMI>>SERIRQ 25,36
SMI# AJ29>>SMI 7
STP_CLK# AD24<-THRMTRIP>>STP_CLK 7
THRMTRIP# AC23<-SB_PECI>>THRMTRIP 7
PECI R364 0/4/X>>PECI 7,25

The ICH8 integrated GbE LAN test mode is activated any time the ICH8 GPIO39 signal is not at a low logic level.


Workaround
Under investigation. Possible workaround is to use a weak pulldown resistor on GPIO39 to ensure signal is always low

SATA:15/4/8/4/15
Impedance=95 +- 17.5%



Gigabyte Technology

Title			
ICH9- SATA, FAN CTRL			
Size	Document Number	Rev	
Custom	EP43-UD3L	1.0	
Date:	Friday, December 05, 2008	Sheet	21 of 36



CLK GEN CK505

50歐姆 : [18/4/10/4/18]


50歐姆 : [18/4/10/4/18]

50歐姆 : [18/4/10/4/18]


50歐姆 : [4/10]

50歐姆 : [4/10]



50歐姆 : [4/10]




ICS9LPRS914[10HL6-180914-20R]




PCI1, 2 SLOT




PCIE*1









COMA





COM RI


REV:0.1 驗證





LPT PORT



DYNAMIC CURRENT OC



-PROHOT




asserted at 129 degree
deasserted at 116 degree


Gigabyte Technology

Title			
COM & LPT PORT			
Size	Document Number	Rev	
Custom	EP43-UD3L	1.0	
Date:	Friday, December 05, 2008	Sheet	26 of 36

TEMP H/W MONITOR




CASE OPEN





Case Open Circuits


VOLTAGE-- H/W MONITOR



KB/MS




SST25VF080B-50-4C-S2AF/S[10HP4-112580-11R_10HP4-172580-01R]
MXIC (4K) / SST (4K)





SST25VF080B-50-4C-S2AF/S[10HP4-112580-11R_10HP4-172580-01R]
MXIC (4K) / SST (4K)


BOOT DEVICE	GNT0	CS1
SPI	0	1
PCI	1	0
FWH	1	1




PCL_BT1
JP/1*2/BU/OH/O: [1-2]CLOSE/X







	ALC888	ALC888S -VC	ALC889A
CR61	0 ohm	/X	0 ohm
CR53 (SPDIF2)	/X	/X	8.2K ohm
CR54	/X	/X	8.2K ohm
SPDIF組數	1	2	1









ATX POWER CONNECTOR





螺絲孔位置圖 (注意Footprint不同)



Gigabyte Technology			
Title ATX POWER CONNECTOR			
Size B	Document Number	Rev 1.0	
Date: Friday, December 05, 2008	Sheet 32	of 36	



FRONT USB1

19 +USBP0 <-> +USBP0
19 -USBP0 <-> -USBP0
19 +USBP1 <-> +USBP1
19 -USBP1 <-> -USBP1




FRONT USB2


19 +USBP2 <-> +USBP2
19 -USBP2 <-> -USBP2
19 +USBP3 <-> +USBP3
19 -USBP3 <-> -USBP3




FRONT USB OC




FLOPPY




SATA LED




INTEL FRONT PANEL



USB POWER





Gigabyte Technology			
Title			
FP,F_USB,USB PWR,FDD,BZ			
Size	Document Number	Rev	
Custom	EP43-UD3L	1.0	
Date:	Friday, December 05, 2008	Sheet	34 of 36



[illegible]

Power domain chart

	RTL8111B / RTL8101E	RTL8111C	
AVDD33	3.3V	3.3V	
AVDD18	1.8V	1.2V	
EVDD18	1.8V	1.2V	
DVDD15	1.5V	1.2V	

[illegible]

REAR USB OC




Gigabyte Technology

RTL8111C

EP43-UD3L

Rev
1.0

Date: Friday, December 05, 2008 Sheet 35 of 36



GIGABYTE THCHNOLOGIES

Title			
TPM I/F-SLB 9635 TT 1.2			
Size	Document Number		Rev
Custom	EP43-UD3L		1.0
Date:	Friday, December 05, 2008	Sheet	36 of 36